In this paper both synchronous and asynchronous buck-converter were designed to work in continuous conduction mode "CCM" and to deliver small load current. Then the two topologies were tested in terms of efficiency at small load current by use of different values of switching frequencies (range from 150 KHz to 1MHz) and three separated values of duty-cycle (0.4, 0.6 and 0.8).
, where T = T on + T off " … eq2
Fig (2) shows the basic diagram of synchronous buck-converter topology "SBC", the only modification is the rectifier diode is replaced by additional switch FET "S2" witch triggered on with an out-off phase signal to the PWM to make the diode work "one-way conduction flow" [5] , [6] . Usually synchronous buck-converter offers higher efficiency than asynchronous one, mainly due to the replacement of the diode by a FET switch, because the FET conduction resistance is small and does not have forward voltage drop across it like that with diode in the asynchronous topology.
The main disadvantage of the synchronous buck-converter is the higher cost compared with the asynchronous buck-converter, moreover the additional dead-space needed to separate the high-side FET "S1"and the low-side FET "S2" to prevent them from being energized at the same time, which may exceed the implementation size [6] .
3-Methodology and the main goal of the work
In this paper both SBC and ASBC had been designed to satisfy CCM operation conditions and to supply a load current of "750mA" according to specific design considerations. Then the two designed topologies operated by using a range of switching frequency (150 KHz -1 MHz) and three different values of duty cycle (0.4, 0.6, 0.8) respectively in order to study the effects of both switching frequency and duty cycle on the performance of the two topologies in term of efficiency.
4-Assumptions and considerations
Both topologies shown in fig (1) and fig (2) are assumed to work follows:
 DC input voltage "V in " is (30 ± 4)V with ripple voltage " V inr " of 250 mV  output load current " I out " is 750mA  required output voltage " V out " assumed to be 12V at the first test and then increased to 16 V, 24 V respectively with typical ripple index "V r " less or equal to 1%  From datasheet [7] , MCH5809 composite N-channel MOSFET "MCH3443" with schottky barrier diode SBD SBS006M is suitable to use in both topologies according to suggested considerations in this work. This MOSFET offers low conduction resistance and ultrahigh-speed switching with short recovery time body diode.  From data sheet [8] schottky diode "1N5820" offers low forward potential voltage "V f " so that it can be used as rectifier diode in the ASBC topology.
Design of inductance "L"
Inductance value must keep current larger than zero in order to maintain system in CCM operation [5] . This condition mainly depends on the load resistance and minimum duty-cycle, the calculation of inductance is given in eqs3,
In the same time minimum required inductance must be computed at minimum switching frequency "F sw " used in this work (150 KHz) to ensure that the inductance value is suitable for the other higher switching frequencies used in this work. From inductors datasheet [9] an inductor of 79.38 µH/6A/0.04 Ω is suitable choice.
Design of output capacitance filter " "
To select a suitable output capacitance filter, maximum allowable effective series resistance "rc max " of the capacitor must be determined first. In fact, effective series resistance "ESR" of the capacitor is more important than the capacitance value itself because too large effective series resistance of output filter capacitance makes the voltage due to ripple current equalize or exceeds the target output ripple voltage "V r " as seen in eq7 [5] ,
Where " ∆IL max " is the maximum inductor ripple current and it is given by: In this work the target ripple index assumed to be equal or less than 1%, so that From capacitor datasheet [10] , a capacitor of 330 µf/50V/0.06 Ω, is a suitable selection.
Design of input filter capacitor " "
The most important factors that limits the value of the input capacitance is duty-cycle " D " and the ripple current at the DC input voltage as shown in eq9,
The worst case of input ripple current in the step-down converter usually is 50% of the output load current [11] , this case occurs when the duty-cycle is 50%, and input ripple current at such condition is shown in eq10:
Assumed input ripple voltage V inr in this work is 250 mv, if the selected effective series resistance "ESR"of the input filter capacitor " r cin " was 125 mΩ, then "eq9" becomes as in eq11,
Where, T on = (
Minimum switching frequency used in this work is 150 KHz, so that the ON-time at 50% dutycycle "worst case" is 3.3µs, so that by applying eq11 the minimum required input capacitance is 6.15 µf.
From capacitor datasheet [10] a capacitor of 180 µf /50V/120 mΩ meet all needed requirements.
5-Sources of power losses and efficiency calculations
Buck-converters classified as high efficiency power supply, but still having many sources of power losses. Switching frequency and duty cycle effect on these sources in different degrees and manners, general equation of efficiency "ŋ" for both SBC and ASBC topologies is given by eq13: ŋ = P out (P out + P loss−t ) … eq13
"P out " is the total output power,
" − " is the total power loss which is a combination of different sources of power losses in each topology [5] , [6] .
Power losses in synchronous buck converter topology
In this topology power losses is mainly due to losses generated in both high-side "S1" and lowside "S2" MOSFETs, moreover to losses due to inductance, input and output filter capacitors.
Conduction losses " " in high-side and low-side MOSFETs
It is generated by flowing drain current through the conduction resistance "R cond " during ONtime duration T on in high-side MOSFET and OFF-time in low-side MOSFET. Choosing small conduction resistance MOFET will be very helpful in the aim of reducing this type of losses [5] , [12] . Conduction losses generated in high-side MOSFET " P cond−H " is given by eq15:
According to assumption given in this work and the data-sheet of MC5809 MOSFET [7] , conduction losses in high-side MOSFET can be given as in eq16:
At low-side MOSFET conduction losses can be given as in eq17 and eq18:
Switching losses " "
It occurs during the transition interval of turning ON and OFF the high-side and low-side MOSFETs alternatively. It is highly depends on the rise time "t rise−L " and fall time "t fall−L " of the MOSFETs [5] , [6] , [13] , [14] , for high-side MOSFET switching losses "P sw−H " can be calculated as in eqs (19-21):
While in low-side MOSFET, switching losses can be depicted in eq22:
Where "V D " is the forward voltage for body diode in low-side MOSFET, for MC5809 MOSFET V D is 0.47 V, and hence eq22 can be written as seen in eq23,
Reverse recovery losses " "
This type of losses is generated due to the transition of the body diode in low-side MOSFET when the high-side MOSFET go in to ON state. It is highly related to reverse recovery time of the body diode "t rrbd " and the peak reverse recovery current of the body diode "I rrbd " [12] , [13] . This type of losses is increase with higher switching frequency and it is given by eq24:
Internal output capacitance losses in the MOSFETs "
− "
Output capacitance of the high side and low side MOSFET is charged during each switching cycle, which can produce losses and can be calculated totally for both high and low sides MOSFETs by eq27, [12] , [13] :
Where − − are the internal output capacitance of high and low side MOSFETs.
Using datasheet [7] eq27 can be written as follow: 
Gate charge losses " − "
This type of losses produce due to charging the gate in MOSFETs [12] , [13] , it can be totally calculated for both high and low sides MOSFETs by eq29:
"V GS " is the gate drive voltage for MOSFET " from data sheet [7] it is about 4(V), while Q GS refered to equivalent gate to source charge in order to rise each MOSFET. For MOSFET "MC5809" Q GS is about 0.52 nC, and gate-charge losses can be given by eq 30: 
Dead time losses " − "
In synchronous buck converter if the MOSFETs "S1,S2" are turn ON simultaneously, a breakdown can be occurs by large short circuit current, In order to avoid such case it is very important to provide dead ON-time when the high-side switch"S1" is in ON-state while the low-side "S2" is in OFF-state and provide dead-OFF-time when the high-side switch is in OFF-state while low-side switch is ON-state. During those dead-times inductor current pass through body diode of the low-side MOSFET generating power losses, [6] , [12] , [13] , [15] .
In this paper a conventional fixed method was used to indicate the interval of the dead time. It is good approximation that to assume dead time for rising " t dr " to be equal to twice the turn-on delay time of the used MOSFET, and assume dead time for falling " t df " to be equal to twice of the turn-off delay time of the used MOSFET. Power loss due to dead-time can be calculated by:
From data sheet [7] , for MOSFET "MC5809" turn-on delay time is 9 ns and turn-off delay time is 23 ns, so that dead-time losses can be given as in eq31, 
Inductance losses " "
DC losses generated when the current pass through winding of the inductor is increase as the length of the winding increase and decrease with increasing the cross section of the winding [5] . If the effective series resistance of the winding is ESRL then the inductance losses is shown in eq32,
From inductance datasheet [9] , effective series resistance of the selected inductor is 0.04 Ω, so that by applying eq32, P ESRL = 0.0225 (watt).
Losses due to input and output capacitance ,
Losses in capacitors directly depends on the r.m.s value of the capacitor current and the effective series resistance of the capacitor [4] , [5] , [13], r.m.s current in the input capacitor is given by eq33,
So that power dissipated in the input capacitor is seen in eq34,
Where " ESR cin " is effective series resistance of the selected input capacitor.
From capacitor datasheet [10] , ESR cin is 125 mΩ, then power losses due to input capacitor can be seen in eq35,
The losses due to output capacitor can be depicted as in eq36,
Where " ESR cout " is effective series resistance of the selected output capacitor. From capacitor datasheet the effective series resistance of the output capacitor is 0.06 Ω, so losses due to output capacitor is seen in eq37, Total losses generated in the given synchronous buck-converter" − "
From equations 16,18,21,23,26,28,30,31,32,35,37, total power losses in the given synchronous buck converter suggested in this work can be given by eq38: 
Power losses in asynchronous buck-converter topology
In ASBC topology the power loses can be into high-side MOSFET "S1", inductance, input and output capacitors, moreover losses generated due to rectifier diode. Power losses in ASBC can be classified mainly as followed:
Losses generated due to conduction in high-side MOSFET " − "
The power losses generated due to conduction in high-side MOSFET can be shown in eq39,
According to assumptions given in this work and the data-sheet of MC5809 MOSFET, the above equation can be written as in eq40, 
Losses due to internal output capacitance in the high-side MOSFET
The losses generated due to internal output capacitance in the high-side MOSFET can be shown in equations (43-45), 
Gate charge losses
It is produced due to charging the gate in the high-side MOSFET as in eq46,
From data-sheet, gate charge losses can be written as in eq47 
Inductance losses
The losses due to inductance can be written as seen in eq48,
Losses due to input and output capacitance
Losses due to i/p and o/p capacitance can be expressed by eq49 and eq50, 
Losses in the rectifier diode
Losses generated from working the rectifier diode can be divided into:
Conduction losses " − ",
which generates due to current flow through diode while the high-side MOSFET is OFF, it highly depends on the forward voltage of the diode and the output current, and it is given by eq51:
From the data sheet of the diode 1N5820 [8] , forward conduction voltage at conducting current of (0.75 A) is approximately (0.35 V), so that the power loss here can be given and depicted by eq52, 
Reverse recovery losses " − "
It can be determined in the same method used to calculate the reverse recovery losses in the body diode of low-side MOSFET in the SBC, but here the MOSFET is replaced by diode,
where " t d−rr " is the reverse recovery time of the diode and I d−rr is the peak recovery current of the diode. Back to data sheet of diode 1N5820, the reverse recovery losses is seen to be as in eq54, 
5-Test investigation and discussion
The designed synchronous and asynchronous buck-converter topologies in this paper had been operated by using of PWM signal with switching frequency range of (150 -1000) KHz. Then by the use of the equations (38) and (57), efficiency of each topology had been tested by using three duty-cycle values (0.4, 0.6, 0.8) respectively to derive three different output load voltages (12V, 18V, 24V) respectively and keep output load current at 750mA in each test. MATLAP software is used to calculate results.
Results of tests are shown in fig (3), fig (4) and fig (5) respectively, these results turn out the major facts below:
1. Efficiency of both topologies "SBC and ASBC" was gained each time the used duty-cycle became larger. This behavior was mainly due to restricting three loss components in synchronous topology and three loss components in the asynchronous one. In both topologies the losses generated due to input and output capacitors tend to be smaller with larger duty-cycle. The third loss component in synchronous topology that was shrunk with larger duty-cycle was losses generated due to conducting through the low-side MOSFET "S2". This was mainly because OFF-time interval tends to be shorter with larger duty-cycle leading to reduce the time of conducting in the low-side MOSFET. The same reason led to reducing the losses generated due to conducting through the diode in the asynchronous topology which highly depends on the length of OFF-time interval.
In the same time it can be seen from the results that efficiency of both topologies became closer as the duty-cycle became larger, this influence is more clear in fig (6) in which the curve represents the difference in efficiency between SBC and ASBC topologies along the switching frequency range goes into lower level each time duty cycle was increased to larger value. This behavior came from the fact that losses generated due to conducting through diode during OFFtime represents the larger percentage of total loss power in ASBC topology compared with percentage losses generated due to conducting through low-side MOSFET in synchronous topology, so that losses due to conducting through diode in asynchronous topology was restricted in more severe manner than that in low-side MOSFET in synchronous topology when the duty-cycle goes higher.
Table (1) shows the recorded efficiency values of the two topologies at switching frequency of 1MHz according to duty-cycles used in the test investigation and output load current 750 mA.
2.
The second fact that is concluded from the results given by figures (3, 4, 5) is that efficiency of both topologies tends to reduce when the used switching frequency became higher. This behavior resulted from existence many losses components depends on switching frequency in both topologies, and these losses became larger with higher switching frequency. Effect of these components is not equal, and they increase with higher switching frequency in different amounts and manners, but in general the effect of these components became stronger with high switching frequencies and makes the losses that related to switching frequency represents the major factor of losses at certain band of frequencies.
Synchronous topology has three additional loss components affected by switching frequency than that in asynchronous one, these components related to low-side MOSFET, (switching losses, gate charge losses, losses generated due to internal capacitance). The additional loss components express the main reason of why the efficiency of synchronous topology reduce in a faster manner than the efficiency of the asynchronous topology when the switching frequency became higher. This influence become more clear at higher frequencies and leading to make efficiency of asynchronous topology to equalize the efficiency of synchronous topology at certain frequency and even become more efficient at higher frequencies especially when working at smaller output load currents and larger duty cycles.
6-Conclusions
Depending on results obtained in this work, increasing switching frequency leads to negative impact on efficiency level for both topologies synchronous and asynchronous buck converter but this negative impact is more severe on efficiency of synchronous topology. At smaller output load current the previous impact will amplify the weight of losses related to switching frequency compared to those related to conduction, and this impact made efficiency of both topologies to be very close even that performance of asynchronous topology become more efficient than that of synchronous topology in term of efficiency at a certain output load currents and switching frequencies.
It is good suggestion to work at larger duty cycle in the aim of magnifying efficiency of both topologies with such conditions of small load currents.
Previous conclusions suggest that if efficiency is on the top order in the design requirements, it is more efficient to use the asynchronous topology to deliver light loads especially with higher switching frequency and larger duty cycle. Additional advantages can be offered by the asynchronous topology like lowering cost and complexity of the design, and less EMI problems that occurs in synchronous topology at higher switching frequencies.
7-Suggested future work
In future, studying behavior of each loss component in both topologies separately with more focus in terms of switching frequency and duty-cycle will be very helpful in improving the performance and optimizing the design. 
